


**TM20001600
PART 2**

**OPERATION AND MAINTENANCE
INSTRUCTION MANUAL FOR
1600 SERIES COMPUTERS
(LOGIC DIAGRAMS)**

PROPRIETARY INFORMATION

The information contained herein is proprietary to and considered a trade secret of Microdata Corporation and shall not be reproduced in whole or part without the written authorization of Microdata Corporation.

INTERCONNECTION DIAGRAM




0211 RUN STATE

0150 ADDRESS STOP MODE

0130 DATA SWITCH 14

0320 PANEL ENAB CONT



FRONT PANEL CONTROL INDICATORS


FRONT PANEL P.C. BOARD
AND J1 INTERFACE BOARD
0110

FRONT PANEL CONTROL SWITCHES

0111
FRONT PANEL P.C. BOARD
AND J1 INTERFACE BOARD

0150 PANEL CLOCK


0110 CONTROL PANEL ENABLE



0621 PANEL RUN

0621 MASTER RESET

0110 CONTROL PANEL ENABLE




SENSE SWITCHES AND MASTER RESET

FRONT PANEL P.C. BOARD, J1 INTERFACE BOARD AND J2 CONTROL BOARD 0112


LOWER DATA SWITCHES

0120
FRONT PANEL P.C. BOARD
AND J1 INTERFACE BOARD



0373 ENTER CONSOLE SWITCHES

0110 PANEL MODE



0110 PANEL MODE

CPSE

UPPER DATA SWITCHES

FRONT PANEL P.C. BOARD
0130

L ADDRESS DRIVERS AND COMPARATOR

0120 DATA SWITCH D-3

D310 L ADDRESS BIT 0

0310 L ADDRESS BIT 1

0310 L ADDRESS BIT 2

0310 L ADDRESS BIT 3

D120 DATA SWITCH 4-7

0310 L ADDRESS BIT 4

D310 L ADDRESS BIT 5

D310 L ADDRESS BIT 6

0310 L ADDRESS BIT 7


0130 DATA SWITCH 8-11

0311 L ADDRESS BIT 8


0311 L ADDRESS BIT 9

0311 L ADDRESS BIT 10


0311 L ADDRESS BIT 11



L00A-L03A L ADDRESS BITS 0-3, 0710
 LD4A-L07A L ADDRESS BITS 4-7, 0720
 L08A-L11A L ADDRESS BITS 8-11, 0730




ADDRESS STOP LOGIC




RUN AND INHIBIT CONTROL 1

RUN AND INHIBIT CONTROL 2


- PG iv MASTER RESET
- 0210 RUN RESET
- 0210 HALT COMMAND
- 0230 5-MHZ CLOCK PHASE 2
- 0210 PULL-UP A
- 0210 RUN SET
- 0210 PULL-UP B
- 0230 RUN & INHIBIT CONTROL CLOCK
- 0372 MUMP
- 0370 COMPARE FILE
- 0520 HIGH-ORDER BIT CARRY
- 0370 XXXX/ TEST IF NOT ZERO
- 0570 A BUS ZERO DECODE
- 0370 TEST IF ZERO
- 0211 CLOCK STOP
- 0451 MEMORY READ OR WRITE
- 0451 MEMORY STOP
- 0372 MEMORY READ SELECT
- 0451 MEMORY BUSY INTERNAL
- PG iv DMA SELECTED
- 0374 DATA TRANSFER TO B BUS
- 0451 MEMORY DATA NOT AVAILABLE






CLOCK GATES

- 0110 PANEL ENAB CONT
- 0210 RUN RESET
- 0210 HALT COMMAND
- 0372 JUMP
- 0211 CLOCK STOP
- 0210 RUN SET
- 0211 RUN STATE
- 0211 CLOCK STOP
- 0211 RUN INHIBIT
- 0374 R REG TO B BUS
- 0360 R REG BIT 3
- 0370 LOAD FILE
- 0370 ADD FILE
- 0371 LOAD N
- 0370 LOAD LITERAL
- 0371 RETURN, LOAD T
- 0371 LOAD T
- 0211 TM CLOCK ENABLE
- 0451 READ MEMORY DATA
- 0361 R REG BIT 4
- 0450 MEMORY CYCLE START
- 0220 5-MHZ CLOCK PHASE 1





0230 CNT ENABLE
 0230 5-MHZ CLOCK PHASE 2
 0372 LOAD L REG
 0530 A BUS BIT 0
 0530 A BUS BIT 1
 0530 A BUS BIT 2
 0530 A BUS BIT 3
 PG iv MASTER RESET
 0230 5-MHZ CLOCK PHASE 2
 0372 LOAD L REG
 0531 A BUS BIT 4
 0531 A BUS BIT 5
 0531 A BUS BIT 6
 0531 A BUS BIT 7
 PG iv MASTER RESET



L REGISTER BITS 0-7


L REGISTER BITS 8-11







L SAVE CONTROL


L SAVE REGISTER






U REGISTER


RS BUS AND DRIVERS





RS BUS AND DRIVERS

LOWER R REGISTER BITS 0-3



0360 ENABLE MODIFY LOWER
 PG iv OUTPUT DATA BIT 4
 0350 RS BUS BIT 4


 PG iv OUTPUT DATA BIT 5
 0350 RS BUS BIT 5

 PG iv OUTPUT DATA BIT 6
 0350 RS BUS BIT 6

 PG iv OUTPUT DATA BIT 7
 0350 RS BUS BIT 7

 0230 LOWER R REG CLOCK


 0360 SCAN MODE




LOWER R REGISTER BITS 4-7

UPPER R REGISTER BITS 8-11

03E2
J2 CONTROL BOARD
AND J3 DATA BOARD





0362 CLAMP
 0351 RS BUS BIT 12
 0340 U REG BIT 4
 0351 RS BUS BIT 13
 0340 U REG BIT 5
 0351 RS BUS BIT 14
 0340 U REG BIT 6
 0351 RS BUS BIT 15
 0320 RETURN
 0340 U REG BIT 7
 0362 ENABLE U REG
 0230 UPPER R REG CLOCK
 0361 SCAN MODE



UPPER R REGISTER BITS 12-15

OP CODE DECODER






0360 R REG BIT 0
 0362 R REG BIT 8
 0360 R REG BIT 1
 0362 R REG BIT 9
 0360 R REG BIT 2
 0362 R REG BIT 10
 0362 R REG BIT 11
 0370 JUMP EXTENDED
 0370 LOAD LITERAL
 0370 OP CODE 7
 0363 R REG BIT 15
 0361 R REG BIT 5
 0370 LOAD LITERAL
 0371 DEST CODE 0
 0230 DATA CLOCK

J2-38 DESO R REG BIT 0 OR 8, 0311
 NRXX LOAD N, 0230
 DECO/ DEST CODE 0, 0371
 TRXX/ LOAD T, 0230
 MRXX/ LOAD M, 0372
 MRXX/ LOAD M, 0410
 NRXX/ LOAD N, 0420
 NRXX/ LOAD N, 0372
 LROX/ OP CODE 14 OR R FIELD CODE 4, 0372
 LR1X/ OP CODE 15 OR R FIELD CODE 5, 0372
 URXX/ LOAD U, 0340
 CG7X LOAD SEVEN, 0210, 0610, 0630
 TRTX/ RETURN, LOAD T, 0230
 JUXX/ MODIFY LOWER COMMAND, 0360
 CG1B/ L SAVE COMMAND GROUP, 0320
 CG1B/ NOT USED
 OP CODE 10, 0372
 LR3X/ OP CODE 10, 0372
 R15X/ R REG BIT 15, 0374
 CONT L SAVE TO L REG, 0150
 CONT L SAVE TO L REG, 0320
 CG10/ NOT USED
 FBCL FILE SELECT CLOCK, 0550

DESTINATION DECODER


SECOND-LEVEL COMMAND DECODES



0370 SHIFT FILE
0361 R REG BIT 5

0361 R REG BIT 4
0361 R REG BIT 6

0361 R REG BIT 7
0370 OP CODE 7




A BUS DATA SELECT DECODES

J2 CONTROL BOARD
0373


B BUS DATA SELECT DECODES

0374
J2 CONTROL BOARD
AND J3 DATA BOARD



- 0361 R REG BIT 7
- 0361 R REG BIT 6
- 0363 R REG BIT 14
- 0363 R REG BIT 15
- 0370 SUBTRACT COMMAND
- 0370 MEMORY READ OR WRITE
- 0361 R REG BIT 5
- 0374 INPUT DATA TO B BUS
- 0370 MEMORY READ OR WRITE
- 0370 SUBTRACT COMMAND
- 0361 R REG BIT 5
- 0363 R REG BIT 15
- 0370 JUMP EXTENDED
- 0371 R REG BIT 10
- 0370 OP CODE 7
- 0361 R REG BIT 5
- 0361 R REG BIT 6
- 0372 OP CODES 8-8
- 0363 R REG BIT 15
- 0370 MEMORY READ OR WRITE
- 0810 I/O CONT REG 3


- MYOX CODE 01 IN C FIELD BITS 7 AND 6, 0560
- LSGX/ OP CODE C, D, E OR F, 0372
- BNTP SEL UNCOMP T REG TO B BUS, 0510, 0511
- BTXR T REG TRANSFER TO B BUS, 0211
- BNTM SEL COMP T REG TO B BUS, 0510, 0511
- BENR R REG TO B BUS, 0510, 0511
- BENR/ R REG TO B BUS, 0230
- BENR/ R REG TO B BUS, 0311, 0570
- BENI INPUT DATA TO B BUS, 0374
- BENI INPUT DATA TO B BUS, 0510, 0511




READ ONLY MEMORY CONTROL


READ ONLY MEMORY BOARD
0380

READ ONLY MEMORY BITS 1, 5, 9, 13






0380 L REG 0
 0380 L REG 1
 0380 L REG 2
 0380 L REG 3
 0380 PANEL ENAB CONT
 0380 OECD0 L PAGE 4
 0380 DECODED L PAGE 5
 0380 DECODED L PAGE 6
 0380 DECODED L PAGE 7
 0381 ROS DATA BIT 0
 0381 ROS DATA BIT 1
 0381 ROS DATA BIT 2
 0381 ROS DATA BIT 3
 0380 L REG 4
 0380 L REG 5
 0380 L REG 6
 0380 L REG 7




→ P1-B15 → RS00 ROS DATA BIT 0, 0350
 → P1-A19 → RS01 ROS DATA BIT 1, 0350
 → P1-A23 → RS02 ROS DATA BIT 2, 0350
 → P1-A27 → RS03 ROS DATA BIT 3, 0350

READ ONLY MEMORY BITS 17, 21, 25, 29


READ ONLY MEMORY BITS 2, 6, 10, 14





READ ONLY MEMORY BITS 18, 22, 26, 30

READ ONLY MEMORY BITS 3, 7, 11, 15




0380 L REG 0
0380 L REG 1
0380 L REG 2
0380 L REG 3
0380 L REG 4
0380 L REG 5
0380 L REG 6
0380 L REG 7

D380 PANEL ENAB CONT

0380 DECODED L PAGE 0
0380 DECODED L PAGE 1
0380 DECODED L PAGE 2
0380 DECODED L PAGE 3


RS08 ROS DATA BIT 8, 0386
RS09 ROS DATA BIT 9, 0386
RS10 ROS DATA BIT 10, 0386
RS11 ROS DATA BIT 11, 0386

0380 L REG 0
 0380 L REG 1
 0380 L REG 2
 0380 L REG 3
 0380 PANEL ENAB CONT
 0380 DECODED L PAGE 4
 0380 DECODED L PAGE 5
 0380 DECODED L PAGE 6
 0380 DECODED L PAGE 7
 0385 ROS DATA BIT 8
 0385 ROS DATA BIT 9
 0385 ROS DATA BIT 10
 0385 ROS DATA BIT 11
 0380 L REG 4
 0380 L REG 5
 0380 L REG 6
 0380 L REG 7




READ ONLY MEMORY BITS 19, 23, 27, 31


READ ONLY MEMORY BITS 4, 8, 12, 16



0380 L REG 0
 0380 L REG 1
 0380 L REG 2
 0380 L REG 3
 0380 PANEL ENAB CONT
 0380 DECODED L PAGE 4
 0380 DECODED L PAGE 5
 0380 DECODED L PAGE 6
 0380 DECODED L PAGE 7
 0387 ROS DATA BIT 12
 0387 ROS DATA BIT 13
 0367 ROS DATA BIT 14
 0387 ROS DATA BIT 15
 0380 L REG 4
 0380 L REG 5
 0380 L REG 6
 0380 L REG 7





READ ONLY MEMORY BITS 20, 24, 28, 32



M REGISTER


N REGISTER






MEMORY DATA GATES AND T REGISTER BITS 0-3


MEMORY DATA GATES AND T REGISTER BITS 4-7






MEMORY DATA (MD) REGISTER, PRIORITY/SELECT


MEMORY CONTROL 1





MEMORY CONTROL 2


MEMORY TIMING AND CONTROL




NOTES:


- 1 R2 AND R16 SELECTED FOR 345 nSEC OUTPUT AT PIN 7 OR 9.
- 2 C10 MAY BE ADDED IN TEST.
- 3 PINS B12, B16, and B45 ARE CONNECTED AS SHOWN IN THE CHART BELOW

MEMORY SIZE	8K	16K	24K	32K	40K	48K	56K	64K	
SIGNAL	SLOT	J4	J5	J6	J7	J8	J9	J10	J11
MS1	B12	N/C	GRD	N/C	GRD	N/C	GRD	N/C	GRD
MS2	B16	N/C	N/C	GRD	GRD	N/C	N/C	GRD	GRD
MS3	B45	N/C	N/C	N/C	N/C	GRD	GRO	GRO	GRD




NOTE:

 CR10 MAY BE REMOVED IN TEST.



0461 Y WRITE DRIVE
 0420 N REG BIT 6
 PG iv N REG BIT 6
 0420 N REG BIT 7
 PG iv N REG BIT 7
 0410 M REG BIT 0
 PG iv M REG BIT 0
 0460 ENABLE OECODER
 0461 Y READ SINK
 0461 Y WRITE SINK
 0410 M REG BIT 3
 PG iv M REG BIT 3
 0410 M REG BIT 2
 PG iv M REG BIT 2
 0410 M REG BIT 1
 PG iv M REG BIT 1
 0461 Y READ DRIVE







Y SELECT BITS 0-7

PRIORITY/SELECT, MEMORY CLAMP AND POWER

PRIORITY IN FROM A55 OF NEXT LOWER NUMBERED JACK (PRIN/) ← P1-B54 → P1-A55 → PROT/ PRIORITY OUT TO B54 OF NEXT HIGHER NUMBERED JACK (PRIN/)


SELECT IN FROM A52 OF NEXT LOWER NUMBERED JACK (SELI/) ← P1-B52 → P1-A52 → SEL0/ SELECT OUT TO B52 OF NEXT HIGHER NUMBERED JACK (SELI/)






MEMORY READ/WRITE BITS 0 AND 1


MEMORY READ/WRITE BITS 2 AND 3






MEMORY READ/WRITE BITS 4 AND 5


MEMORY READ/WRITE BITS 6 AND 7






B BUS MULTIPLEXER BITS 0-3

B BUS MULTIPLEXER BITS 4-7




0560 INITIAL CARRY
 0550 FILE BIT 0
 0510 B BUS BIT 0
 0550 FILE BIT 1
 0510 B BUS BIT 1
 0550 FILE BIT 2
 0510 B BUS BIT 2
 0550 FILE BIT 3
 0510 B BUS BIT 3
 0550 FILE BIT 4
 0511 B BUS BIT 4
 0550 FILE BIT 5
 0511 B BUS BIT 5
 0550 FILE BIT 6
 0511 B BUS BIT 6
 0550 FILE BIT 7
 0511 B BUS BIT 7
 0370 OR COMMAND
 0370 EXCLUSIVE OR COMMAND
 0372 SHIFT LEFT
 0372 LOGICAL AND
 0373 ENTER SENSE SWITCHES
 0373 SHIFT FILE RIGHT 4



ARITHMETIC/LOGIC UNIT

A BUS MULTIPLEXER BITS 0-3



SPARE/ DMA TERMINATION, 0610

0210 PANEL INTERRUPT CONTROL

0550 FILE BIT 1

0550 FILE BIT 4

0520 ALU BIT 0

PG iv DMA TERMINATION

0550 FILE BIT 2

0550 FILE BIT 5

0520 ALU BIT 1

0373 SHIFT FILE RIGHT 4

0373 ENTER INTERNAL STATUS

0373 SHIFT RIGHT

0630 RFAL TIME CLOCK INTERRUPT

0550 FILE BIT 3

0550 FILE BIT 6

0520 ALU BIT 2

SPARE STATUS LINE


0550 FILE BIT 4

0550 FILE BIT 7

0520 ALU BIT 3

FAS1 A BUS SELFCT NO. 1, 0531

MPRO/ SPARE STATUS LINE, 0610



A BUS MULTIPLEXER BITS 4-7

FILE REGISTERS AND FILE ZERO FLAGS

0550 SELECT SECONDARY FILE
0362 R REG BIT 8-11
0530 A BUS BIT 0-3
0531 A BUS BIT 4-7

0550 SELECT PRIMARY FILE
0230 FILE WRITE CLOCK

0570 OVERFLOW CONDITION

0570 NEGATIVE CONDITION

0570 ZERO CONDITION

PG iv CONCURRENT I/O REQUEST


0610 INTERNAL STATUS INTERRUPT

SPARE STATUS LINE

NOT USED

0610 EXT INTERRUPT REQUEST

055C SELECT FILE ZERO



0372 FILE INHIBIT

0540 FILE BUFFER INPUT BIT 0
0540 FILE BUFFER INPUT BIT 1
0540 FILE BUFFER INPUT BIT 2
0540 FILE BUFFER INPUT BIT 3

0540 FILE BUFFER INPUT BIT 4
0540 FILE BUFFER INPUT BIT 5
0540 FILE BUFFER INPUT BIT 6
0540 FILE BUFFER INPUT BIT 7
0220 FILE BUFFER CLOCK

0361 R REG BIT 7

0371 FILE SELECT CLOCK


0361 R REG BIT 6

0362 R REG BIT 8

0362 R REG BIT 9


0362 R REG BIT 10

0362 R REG BIT 11




FILE REGISTER CONTROL AND FILE REGISTER OUTPUT BUFFER

LINK REGISTER AND INITIAL CARRY LOGIC



NOTE:
 1 JUMPER CONNECTIONS FOR SEPARATE MEMORY AND ARITHMETIC LINK IS SHOWN. FOR COMBINED MEMORY AND ARITHMETIC LINK, PAD 1 IS JUMPERED TO PAD 2, AND PAD 5 IS JUMPERED TO PAD 6, AND JUMPERS BETWEEN PADS 2 AND 3, AND BETWEEN PADS 4 AND 6 ARE REMOVED. WHEN EXTERNAL MEMORY/ARITHMETIC LINK SWITCH IS INCLUDED JUMPERS BETWEEN PADS 2 AND 3 AND BETWEEN PADS 4 AND 6 ARE REMOVED.


- 0560 OUT-SHIFTED FILE BIT
- 0370 SHIFT FILE
- 0550 FILE BIT 7
- 0511 B BUS BIT 7
- 0372 OP CODES 0-3, 6, 8-B6
- 0520 ALU BIT 7
- 0531 A BUS BIT 7
- 0374 R REG TO B BUS
- 0361 R REG BIT 4
- 0370 MEMORY READ OR WRITE
- 0370 OP CODE 7
- 0361 R REG BIT 7
- 0570 ZERO CONDITION
- 0230 DATA CLOCK
- 0530 A BUS BIT 0
- 0530 A BUS BIT 1
- 0530 A BUS BIT 2
- 0530 A BUS BIT 3
- 0531 A BUS BIT 4
- 0531 A BUS BIT 5
- 0531 A BUS BIT 6
- 0531 A BUS BIT 7




OVERFLOW DECODE, A BUS ZERO DECODE AND CONDITION CODE FLIP-FLOPS

0530 A BUS BIT 3
 0370 LOAD LITERAL
 0230 DATA CLOCK
 0530 A BUS BIT 2
 0371 LOAD SEVEN
 PG iv MASTER RESET

PG iv EXTERNAL INTERRUPT




0210 PANEL INTERRUPT CONTROL
 0210 PANEL STEP
 0621 POWER FAIL INTERRUPT
 0530 SPARE STATUS LINE
 0530 DMA TERMINATION
 0531 SPARE STATUS LINE
 0531 SPARE STATUS LINE
 0630 REAL TIME CLOCK INTERRUPT



INTERNAL AND EXTERNAL INTERRUPTS

POWER FAIL 1




0620 START POWER FAIL SEQUENCE

SPFS

0620 ENABLE RESET ONE SHOT

RSTE/



0620 SET POWER FAIL INTERRUPT

SPWF/

0230 DATA CLOCK


CLK1/

0373 ENTER INTERNAL STATUS

AENI

PG iv MASTER RESET

MRST/



REAL TIME CLOCK

PG iv MASTER RESET
0373 ENTER INTERNAL STATUS
0211 CLOCK STOP
0630 LOAD RTC
0630 RLSLT INTERRUPT


0230 5-MHZ CLOCK PHASE 2

PG iv MASTER RESET

0531 A BUS BIT 5
0371 LOAD SEVEN
0370 LOAD LITERAL
0230 DATA CLOCK


0531 A BUS BIT 4

PG iv MASTER RESET




NOTE:
JUMPER CONNECTIONS SHOWN ARE FOR A REAL TIME CLOCK INTERRUPT RATE OF 1 KHz


0420 N REG BIT 0
 0350 RS BUS BIT 0
 0140 L ADDRESS BIT 0
 0530 A BUS BIT 0
 0420 N REG BIT 1
 0350 RS BUS BIT 1
 0140 L ADDRESS BIT 1
 0530 A BUS BIT 1
 0350 RS BUS BIT 2
 0140 L ADDRESS BIT 2
 0530 A BUS BIT 2
 0420 N REG BIT 3
 0350 RS BUS BIT 3
 0140 L ADDRESS BIT 3
 0530 A BUS BIT 3



FRONT PANEL DISPLAY INDICATORS BITS 0-3

FRONT PANEL DISPLAY INDICATORS BITS 4-7







0410 M REG BIT 0
 0351 RS BUS BIT 8
 0140 L ADDRESS BIT 8
 0410 M REG BIT 1
 0351 RS BUS BIT 9
 0140 L ADDRESS BIT 9
 0410 M REG BIT 2
 0351 RS BUS BIT 10
 0140 L ADDRESS BIT 10
 0410 M REG BIT 3
 0351 RS BUS BIT 11
 0140 L ADDRESS BIT 11
 ,
 0710 RS BIT 1
 0710 RS BIT 0

FRONT PANEL DISPLAY INDICATORS BITS 8-11


FRONT PANEL DISPLAY INDICATORS BITS 12-15






INPUT DATA BUS GATES, IC REGISTER AND OD REGISTER


TTY CONTROLLER - CONTROL DECODER






TTY CONTROLLER - ADDRESS DECODER

TTY CONTROLLER - FUNCTION DECODER




0820 CLOCK PHASE 2




TTY CONTROLLER - BIT RATE CLOCK GENERATOR

TTY CONTROLLER - INPUT/OUTPUT INTERFACE


- 0821 OUTPUT DATA BIT 0
- 0821 OUTPUT DATA BIT 1
- 0821 OUTPUT DATA BIT 2
- 0821 OUTPUT DATA BIT 3
- 0821 OUTPUT DATA BIT 4
- 0822 OUTPUT DATA BIT 5
- 0822 OUTPUT DATA BIT 6
- 0822 OUTPUT DATA BIT 7
- 0822 DATA OUT
- 0823 BIT RATE CLOCK












- 0822 DATA IN
- EXT SERIAL DATA IN EQUIP
- 0820 MASTER RESET



TTY CONTROLLER - INPUT DATA GATES







SERIAL TTY INTERFACE



POWER DISTRIBUTION


POWER SUPPLY CIRCUIT





REGULATOR CIRCUITS

FAILURE DETECTION CIRCUIT



- NOTES:
- 1 CR7 SELECTED IN TEST.
 - 2 CR6 IS 1N751A OR 1N4733A.